ABSTRACT MAXI, Monitor of All-sky X-ray Image, is an X-ray observatory on the Japanese experimental module (JEM) Exposed Facility (EF) on the International Space Station (155). MAXI is a slit scanning camera which consists of two kinds of X-ray detectors: one is a one-dimensional position-sensitive proportional counter with a total area of ) 5000 cm2, the Gas Slit Camera (GSC), and the other is an X-ray CCD array with a total area 200 cm2, the Solid-state Slit Camera (SSC). The GSC subtends a field of view with an angular dimension of 1° x 180° while the SSC subtends a field of view with an angular dimension of 1° times a little less than 1800. In the course of one station orbit, MAXI can scan almost the entire sky with a precision of 1° and with an X-ray energy range of 0.5-30 keV.
INTRODUCTION
Most recent X-ray satellites carry the charge-coupled device (CCD) cameras for their focal plane instruments. The CCD possesses a moderate energy resolution, a high spatial resolution, and a timing resolution. The Solid-state Imaging Spectrometer, 515, onboard ASCA is the first CCD camera used in space as a photon counting detector and equipped on board the satellite.' Following the 515, many satellites such as HETE2,2 Chandra,3 Newton,4 and MAXI5'6 carry an X-ray CCD camera on their focal planes.
MAXI has been selected as an early payload of the JEM (Japanese Experiment Module) Exposed Facility on the International Space Station. MAXI will monitor activities of about 2000-3000 X-ray sources. It consists of two kinds of X-ray detectors: one is a one-dimensional position-sensitive proportional counter, the gas slit camera Further author information: (Send correspondence to E.M.) E. M.: E-mail: miyata©ess.sci.osaka-u.ac.jp
In X-Ray Optics, Instruments, and Missions III, Joachim E. Trumper, Bernd Aschenbach, Editors,(GSC), and the other is an X-ray CCD array, the solid-state slit camera (SSC). The CCD, used in the SSC, is fabricated by Hamamatsu Photonics K.K. (HPK)7 and is calibrated both at Osaka University and the National Space Development Agency of Japan (NASDA).
REQUIREMENTS FOR NEW SYSTEM
In order to maximize the X-ray responsibity of the CCD, we need to develop a highly flexible CCD driver. Our requirements of the CCD driver are:
. to output any kinds of clocking pattern . to control clocking voltages dynamically . to modify clocking pattern easily and download it by request . to have a readout speed 1MHz/pixel S to output clocking voltage with ranges of -30 to to control voltage level within 0.1 ' 0.2 V The clock driver circuit well used until now consists of analog multiplexers, DACs (digital-to-analog converters), and analog amplifiers. DACs determine the clocking voltage whereas analog switches change the timing of clock. For example, two DACs are used to generate the low and high voltage level of a clock and an analog multiplexer switches each level with a digital signal. This system has been well established but it is not suitable to change the clocking level dynamically.
There are many factors to affect the energy resolution of CCDs: readout noise, dark current, reset or KTC noise, and a noise caused by a vertical transfer (hereafter, we call this noise component as the vertical noise) . The vertical noise is evaluated from the peak channel of the vertical over-clocked region subtracting that of the horizontal overclocked region. This component is suggested to be originated in the spurious charge.8 Since the depletion depth is proportional to the square root of a vertical clock voltage, a large voltage value is frequently used to achieve a high detection efficiency in high X-ray energy region. In such case, the spurious charge is remarkable and the energy resolution becomes worse. It is efficiently to reduce the spurious charge either by the slow rise time of vertical clock or by multiple transient levels between low and high voltage level.8 Thus, first three points in our requirements listed above are important to reduce the vertical noise.
NEW SYSTEM
Details about our new system can be found in Akutsu et al. 9 We summarize here about it shortly.
To satisfy all requirements listed in section 2, we have developed a new type of CCD driver system as shown in figure 1. We use one DAC to generate each clock and directly control DACs using FPGA (Field Programmable Gate Array). In this system, DACs are used to determine both the clocking voltage and the timing of clock. We select DATEL 10 bits current-output DAC, DAC341, whose settling time is '12ns. Our design is simple whereas it can produce clocking voltages with a very high flexibility due to its fast settling time.
The new system needs a lot of digital signals because all data bits for all DAC must be controlled simultaneously. For this purpose, we decided to use FPGA. Almost all pins connected to FPGA can be freely configured by user. Users can design exactly a specific hardware for a given task without constructing new hardware for each application. We select Altera Flex 10K50 for FPGA. This FPGA device is the static memory type that can be reconfigured simply with the command and has 189 pins available for user.
The CCD output signal is processed with a delay line and a peak-hold circuits which have been developed by our group previously. The processed signal is shifted to 5V and sampled by a 12 bits analog-digital converter (ADC) . Digital data are transfered to VME I/O board through a flat cable and are sent to the sparcstation through the VME bus.
We operate CCD with our new system. We use the CCD chip fabricated by HPK with a pixel size of 24x24,am, having a format of 512 x 512 pixels. We cool it down to -100°C and irradiate 55Fe source. Single event spectrum is shown in figure 2. The energy resolution of Mn Kc has a full-width at half-maximum of 165eV.
To examine the noise characteristics , we read 600 x 600 pixels and obtain 88 lines both for horizontal and for vertical over-clocked region. The histogram extracted from the horizontal over-clocked region can be considered as the readout noise of CCD and readout system. We obtain the readout noise of 9e rms. This value is not so low and need to be optimized our system. However, this value is low enough to optimize the clock pattern or the voltage level.
OPTIMIZE CCD FUNCTIONS
Since we confirm the enough performance of our system to optimize a clocking pattern and a voltage level, we develop and test many kinds of clock and voltage patterns. For our tests, we use a dip-packaged CCD chips which has the same pixel size and is fabricated from the same wafer for the MAXI CCD because a dip-packaged CCD is easy to handle. There are several types of CCD available for a dip-packaged CCD and we use Deepl and Deep2 chips!
Optimize Horizontal Clocking Voltage
We, at first, fix the high and low voltage of vertical clocks to +8V and -7V whereas we change the horizontal clock as +1 '-+11V and -12 +3V for the high and low voltage, respectively. We irradiate 55Fe source from the same distance for the Deepi and Deep2 chips and obtain three frames for each voltage level. We set the exposure time to be is and the readout speed to be 40kHz. The bias levels of the output drain, the output gate, and the reset dorain are fixed to +20V, +3V, and +12V, respectively. Figure 3 shows the readout noise as the function of horizontal clocking voltages for the Deepi and the Deep2 chips. We found that we obtained a low readout noise in a narrow range of voltage levels in the Deepi CCD (in between two black lines) . When the high level becomes large, the readout noise becomes worse whereas X-ray events cannot be detected in high level is small and low level is large regions. The lowest readout noise is obtained at the high level of +7V and the low level of -6V for horizontal clocks.
On the contrary, a variation of the Deep2 chip is relatively small. This is because an extra noise component is too large ('1OOe rms) to find a variation caused by voltage changes. Therefore, it is difficult to determine the optimization voltages for the Deep2 chip. To optimize the vertical clock voltages, we set the same clock voltages as Deepi chip for horizontal clocks.
Optimize Vertical Clocking Voltage
Then, we fix the high and low voltages of horizontal clocks to +7 and -6 V and change the vertical clock voltages as +1 +12V and -12 +3V for the high and low voltage, respectively. When we vary the vertical clock voltages, the variation of readout noise is within 10%. On the contrary, the variation of the vertical noise is siginificant as shown in figure 4 . We obtain the large vertical noise when the voltage difference between the high and low level of vertical clock is large. Since we operate CCD with same temperature ( -100°C), dark current cannot explain this tendency. We should also note that dark current is not affected by voltage level. Instead, the spurious charge is likely to cause this tendency.8 Since a large vertical noise causes the energy resolution worse, we should work CCD with small voltage differences. However, the depletion depth of the CCD depends on the square root of the vertical clock voltage. The detected X-ray events are shown in figure 5 as the function of vertical clocks. Left part of each figure is the projection to Y-axis (the high level of vertical clock). X-ray events are calculated from the summation of the pulse height from 2.5 to 7.0 keV, dividing the mean X-ray energy of Mn Ka and K/3 with consideration of their intensity ratios. As clearly seen in two figures, the number of detected X-ray events becomes large at the large voltage of high level. Therefore, a large voltage for vertical clock gives us a large noise level and a large number of X-ray events whereas low voltage gives us a low noise level and a small number of X-ray events.
We should note that the number of detected X-ray events in the Deep2 chip is 25% larger than that in the Deepi chip. This suggests a thicker depletion depth of the Deep2 chip. Another experiment using these chips shows that depletion depths of the Deepi and Deep2 chip are r-'13jm and r.i2Om, respectively. The efficiencies at 5.9 keV for both cases are '.'5O% and -36%. Therefore, our experiments is well consistent with the previous measurements.
High Detection Efficiency and Low Readout Noise
The spurious charge occurs when the vertical transfer gate varies from a low voltage level to a high voltage level during the vertical transfer. In order to reduce the spurious charge, the voltage difference during the vertical transfer must be small. The duration of the vertical transfer is three orders of magnitude smaller than that of the horizontal transfer in our system. Therefore, if we apply the large voltage during the exposure and the readout durations and the small voltage during the vertical transfer for the vertical transfer gates, the high detection efficiency must be compatible with the low readout noise.
We apply +13 and -9V during the exposure and the horizontal transfer of readout and +1 and -9V during the vertical transfer of readout for the high and low level of vertical clocks, respectively. The high and low level of horizontal clocks are fixed to +7 and -6V, respectively. We used the Deep2 chip and obtained 60 framed with an exposure time of is. The detected X-ray events are 231 counts, which is similar to that, obtained at +11V and -9V for vertical clocks shown in figure 5 . The vertical noise is 14e mis, which is comparable to that, obtained at +3V arid -9V shown iii figure 4. Therefore, we can achieve both the high detection efficiency and the low vertical noise, simultaneously.
SUMMARY
\Ve have developed the new CCD data acquisition system, which enables us to change tire clock voltage easily and flexibly with driving a fast DAC chips. We optimize two types of CCD fabricated by HPK: the l)eepl and Deep2 chips. Their depletion depths are different whereas their behavior are similar with changes of clock voltages. If we set the large clock voltage for vertical clocks, we obtain the large vertical noise and tire high X-ray detection efficiency. The small clock voltage for vertical clocks gives us the small vertical noise but the low X-ray detection efficiency. Thus, we set the low voltage level of vertical clock for the exposure and the horizontal transfer of readout and the large voltage level for the the vertical transfer. As the result, we can achieve both the low vertical transfer noise and the high X-ray detection efficiency.
FUTURE PLAN
We report here the preliminary results of our optimization of CCD functions. We will need to test a lot of CCD chips and find the global behavior as the function of horizontal and clock voltages. It is important to find the clock voltages optimized for FM chips within the limited time.
The readout time of our current system is limited by the readout circuit (a delay line circuit). To improve the readout speed up to several MHz, we have a plan to develop the fast hut, low noise readout system using air integration circuit rather than a delay line.
In our current system, the number of data bit is limited by the VME I/O hoards. We have a plan to produce a board which equips a FPGA chip, 256kbytes memory, a serial interface to host computer, arid data hits to a DAC module circuit. This board is used as a mother board and a DAC module circuit is installed on it. 
